Saradindu Panda, B.Maji, Dr.A.K.Mukhopadhyay
This paper describes the design issues of DRAM, simulation of 3T DRAM cell, and measurement of its power and delay, for various channel length. Varying the parameters such as channel length, we observe different results being reflected in its power and delay which is described in this paper. Waveforms are plotted as per our observations.
English 
Spanish 
Chinese 
Russian 
German 
French 
Portuguese 
Hindi